Regviz

Freescale Semiconductor /MKV58F24 /SystemControl /ICSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKV58F24/SystemControl/ICSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VECTACTIVE0 (0)RETTOBASE 0VECTPENDING0 (0)ISRPENDING 0 (0)ISRPREEMPT 0 (0)PENDSTCLR 0 (0)PENDSTSET 0 (0)PENDSVCLR 0 (0)PENDSVSET 0 (0)NMIPENDSET

RETTOBASE=0, PENDSTSET=0, PENDSVSET=0, ISRPREEMPT=0, PENDSVCLR=0, PENDSTCLR=0, ISRPENDING=0, NMIPENDSET=0

Description

Interrupt Control and State Register

Fields

VECTACTIVE

Active exception number
RETTOBASE

Indicates whether there are preempted active exceptions

0 (0): there are preempted active exceptions to execute

1 (1): there are no active exceptions, or the currently-executing exception is the only active exception
VECTPENDING

Exception number of the highest priority pending enabled exception
ISRPENDING

Interrupt pending flag, excluding NMI and Faults

0 (0): No external interrupt pending.

1 (1): External interrupt pending.
ISRPREEMPT

Indicates whether a pending exception will be serviced on exit from debug halt state

0 (0): Will not service

1 (1): Will service a pending exception
PENDSTCLR

SysTick exception clear-pending bit

0 (0): no effect

1 (1): removes the pending state from the SysTick exception
PENDSTSET

SysTick exception set-pending bit

0 (0): write: no effect; read: SysTick exception is not pending

1 (1): write: changes SysTick exception state to pending; read: SysTick exception is pending
PENDSVCLR

PendSV clear-pending bit

0 (0): no effect

1 (1): removes the pending state from the PendSV exception
PENDSVSET

PendSV set-pending bit

0 (0): write: no effect; read: PendSV exception is not pending

1 (1): write: changes PendSV exception state to pending; read: PendSV exception is pending
NMIPENDSET

NMI set-pending bit

0 (0): write: no effect; read: NMI exception is not pending

1 (1): write: changes NMI exception state to pending; read: NMI exception is pending

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data